RISC-V is an instruction set architecture for processors that offers innovative operational mechanisms. Learn about its background and the advantages it brings. RISC-V is an instruction set ...
The milestone comes as Chinese chipmakers seek to reduce dependence on foreign tech amid US-led export restrictions Alibaba Group Holding's research arm, Damo Academy, has seen more than 6 billion ...
The ESP Mosaico development board features an ESP32-S31 chipset and built-in AI agent. Program IoT projects directly on the 2 ...
It seems every day there’s a new microcontroller announcement for which the manufacturer is keen to secure your eyeballs. Today it’s the turn of Espressif, whose new part is the ESP32-P4, which ...
SAN JOSE, Calif., September 19, 2023 (Newswire.com) - The SHD Group, a leading strategic marketing and business development firm, today announced its plans to create a detailed market research report ...
Tech Times on MSN
China chip startup EVAS raises $295M on RISC-V architecture built for export-control bypass
EVAS Intelligence RISC-V chip startup raised $295 million on September 18, 2026, reaching a $2.21 billion valuation on an architecture that is structurally outside US export control reach because its ...
At the recent RISC-V Summit China 2026, SpacemiT introduced the V100, a 46-core RISC‑V server CPU designed for ...
It’s an exciting time in the world of microprocessors, as the long-held promise of devices with open-source RISC-V cores is coming to fruition. Finally we might be about to see open-source from the ...
In a world where technology is constantly evolving, a recent experiment sought to explore the potential of RISC-V hardware in everyday computing activities. RISC-V, a free and open instruction set ...
In an attempt to accelerate RISC-V adoption, a global consortium of industry leaders has banded together to form the RISC-V Software Ecosystem (RISE) Project. According to the project’s press release, ...
The company appears well positioned to challenge CPU incumbents with high performance RISC-V CPUs and Vector Extensions to the open ISA architecture. The RISC-V CPU Instruction Set Architecture (ISA) ...
The economy and the event business aren't strong, but the RISC-V Summit drew about 1,000 people to San Jose, California, this week to hear the latest on the open-source processor. RISC-V International ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results